ABSTRACT. Thanks to their thinness, self-passivated surface and large variety, two-dimensional materials have attracted much interest for their possible application in nanoelectronics. In particular, semiconducting transition metal dichalcogenides and their van der Waals heterostructures are very promising for the realization of low-power tunnel fieldeffect transistors. By means of self-consistent quantum transport simulations, we explore the performances of two alternative architectures for the devices: the planar architecture and the vertical architecture. While for the former, which is based on a p-i-n junction, the tunneling occurs laterally within the same two-dimensional material layer, in the latter the tunneling occurs through the vertical heterostructure between two different materials, which are chosen to have a convenient band alignment. Our results enable a comparison of the performance of two architectures in the ideal case, and can serve as a first guide for the choice of the transistor design based on the desired application.
Introduction
The discovery of graphene has demonstrated the stability of two-dimensional (2D) materials and paved the way for the fabrication of a plethora of new layered materials with a large variety of properties, as band gap and alignment, effective masses and in-plane anisotropy [MIRÓ 14, ÖZÇ 16, ZHA 17]. The use of 2D materials in nanoelectronics is particularly promising [SCH 15] thanks to the extreme thinness of the layers (down to monoatomic), which allows an optimal electrostatic control, and to the absence of dangling bonds at the surfaces, which reduces the risk of impurities at the interface with the gate oxide and then the presence of detrimental mid-gap states [PALA 13 ]. The realization of a whole microprocessor based on 2D MoS 2 [WAC 17 ] is a striking demonstration of the high potentiality of these materials. Additionally, the weak van der Waals (vdW) coupling between the layers allows the fabrication of heterostructures [GEIM 13, LIU 16b, PANT 16], whose properties can be tailored on the basis of those of the constituent materials.
While competition with bulk semiconductors is hard for applications in standard field-effect transistors [FIORI 14, SCH 15] , 2D materials may excel in flexible electronics, optoelectronics and lowpower electronics [CHO 16 ]. Here, we focus on this last point and consider the use of monolayer transition metal dichalcogenides for tunnel field-effect transistors (T-FETs) with sub-thermionic subthreshold swing (SS) [JENA 13 ].
Two alternative architectures of T-FETs based on 2D materials are possible: the planar T-FET and the vertical T-FET. Both of them received much attention in the literature.
Planar T-FETs [ILA 15, ILA 16, LIU 16, AGA 17] are based on a single semiconducting 2D material properly doped to obtain a p-i-n junction. The tunneling occurs between the valence band of the source and the conduction band of the channel (or between the valence band of the channel and the conduction band of the drain) through the energy gap between them, whose width is controlled by a gate. Several proposals for this type of device have been made in the literature, most of them with the purpose of improving the transistor performances by a proper tuning of the effective masses and band gaps. In particular, the use of multilayer phosphorene has been suggested in order to achieve, thanks to its intrinsic anisotropy, a small effective mass along the transport direction and a large effective mass in the transverse direction [CHEN 17b ]. This helps increasing the tunneling coefficient and the density of states at the same time, which results in a large ON current. The planar T-FET performances can be also improved by controlled uniaxial strain [SEO 17] 
Experimentally, one of the main difficulties is to fabricate high-quality p-i-n junctions, which can be obtained by electrostatic or chemical doping [FAT 16 , SUT 14, ROSS 14, CHO 14, XU 15]. Similarly to T-FETs based on bulk semiconductors, 2D material-based T-FETs suffer from a low ON current, which is an intrinsic consequence of the poorly efficient tunneling transmission mechanism and of the fact that tunneling occurs only at the interface between contact and channel (point-tunneling).
The ON current would benefit from a larger tunneling area that is not limited by the transverse section of the device. It is exactly with this objective that 2D material heterostructures were proposed for the realization of vertical vdW T-FETs [LI 14]. The heterostructure 2D materials are selected to obtain a type-II (staggered) band alignment, so that only the valence band (VB) of one layer and the conduction band (CB) of the other are involved in transport. The device switching mechanism is then based on the gate-controlled crossing and uncrossing of the VB and the CB, which allows or impedes tunneling between the two layers. Ideally, tunneling thus occurs over the whole region of overlap between the layers. While very promising [SZA 15, LU 16, CAM 17, DATTA 17], this type of architecture is exposed to many limitations, such as the experimental difficulty of obtaining highquality interfaces, the mismatch between the lattice constants of the two layers or the rotational misalignment between them. In particular, these last two issues may result in an indirect band gap and then in a reduced tunneling due to lateral momentum mismatch [ but the sub-thermionic SS is limited to a restricted bias range, it is far above the predictions for ideal devices and the ON current is rather low. Indeed, as mentioned above, in addition to usual disorder (impurities, grain boundaries, vacancies), heterostructures may suffer from momentum mismatch, which could further degrade their performances.
In this paper, we carry out self-consistent quantum transport simulations to compare the performances of ideal 2D T-FETs with planar and vertical architectures based on two typical semiconducting transition metal dichalcogenides, namely MoS 2 and WTe 2 . Figure 1 shows a sketch of the devices together with the corresponding profiles of the top of the valence band (VB) and the bottom of the conduction band (CB) in the ON and OFF states. While in the planar T-FETs tunneling only occurs at the interface between the p-doped source and the intrinsic channel (point-tunneling), in the vertical T-FETs it can occur over the whole region where the bands cross (line-tunneling). We do not consider the presence of disorder in order to provide a simple comparison between the basic physical working mechanisms and to illustrate the main differences between the two architectures. 
Description of the devices and simulation approach
We consider MoS 2 and WTe 2 as channel materials for the T-FET. These transition metal dichalcogenides have a convenient band alignment, which makes them appropriate for vertical T-FETs, and have already been considered in the literature [CAO 16 By using these materials individually or stacked into a vdW heterojunction, we simulate the two alternative architectures of T-FETs reported in Figure 1 . Both of them are considered as infinitely extended and invariant along the y-direction. The main geometrical parameters are the length of the channel, which corresponds to the intrinsic region under the gate L G in the planar T-FET and to the overlap region L OV in the vertical T-FET, and the extension length L ext in the vertical T-FET, which corresponds to the lateral lengths of the gate exceeding the overlap region. The doping concentrations are indicated as N D and N A for donors and acceptors, and their values will be specified later on. For the planar geometry, we consider a double gate configuration. In the vertical configuration, the top gate controls the switching, while the larger bottom gate electrostatically dopes the bottom (WTe 2 ) layer and the top (MoS 2 ) layer is chemically n-doped. As gate oxide we consider SiO 2 with thickness T OX =1 nm.
To describe the 2D materials, we make use of kꞏp Hamiltonians for the isolated layers [ Both MoS 2 and WTe 2 show a direct band gap with valleys at the K and K' points of the hexagonal Brillouin zone. The kꞏp Hamiltonian around the K point reads
where k=(k x , k y ) is the displacement of the wave vector with respect to the K point. As indicated in the equation, we pass to the real space representation by substituting k x -i∂ x and keeping k y as a good quantum number since the system is periodic in the y-direction. We also include the electrostatic energy potential U(x) and the electron affinity  on the diagonal. Note that an equivalent Hamiltonian holds around the K' point, which is the time-reversal conjugated of [ 
where the coupling parameter t=6 meV [CAO 16 ] is very small and reflects the weak vdW coupling between the layers, and E 0 =134 meV. We assumed that the band gap is direct, i.e. that the valleys of both materials are at the same positions (K and K') in the Brillouin zone. The consequences of indirect band gap are not considered here.
Note that we did not include spin-orbit coupling. Despite its important effects on the band structure, such a crude approximation does not modify our conclusions since the physical mechanisms we simulate are qualitatively not spin-dependent, and both the planar and vertical T-FETs are expected to be affected in the same way by spin-orbit coupling.
In order to perform the simulations, we discretized Hamiltonians [1,2] by finite differences along the x-direction, with a step of 0.1 nm.
The quantum transport simulations are based on the non-equilibrium Green's function approach self-consistently coupled to the Poisson equation for the system electrostatics. The key ingredients of the formalism are the retarded (G R ) and lesser (G < ) Green's functions, which can be obtained, in the channel region, as
where the retarded ( R ) and lesser ( < ) self-energies account for the contacts and the electronphonon interaction. For the latter, we make use of the self-consistent Born approximation and local electron-phonon coupling, which result in the diagonal self-energies for acoustic and optical phonons
where  is the material density, u s is the sound velocity, k B is the Boltzmann constant, T=300 K is the temperature, D ac =3 eV and D opt =2.6x10 are the electron-acoustic phonon and electronoptical phonon coupling constants, ħ=50 meV is the energy of the most coupled optical phonon [KAA 12], and n is the Bose-Einstein occupation function, which assumes the phonon bath at thermal equilibrium.
Results and discussion
In this section, we compare the results of the simulation of the planar and vertical T-FETs of Fig. 1 with similar geometrical parameters and doping. We set the supply voltage V DD to 0.3 V, as this kind of devices is intended for low-power applications.
Planar T-FET
In the case of the planar T-FET structure, the main design parameters are the single layer material, the source and drain chemical doping levels N D , and the gate length L G . Figure 2 . WTe 2 provides a lower SS than MoS 2 and well below the thermionic limit of 60 mV/dec at room temperature. Moreover, it shows an ON current more than 10 times larger than MoS 2 . The better performance of the WTe 2 -based transistor can be understood in terms of the electronic structure properties reported in Table 1 . In particular, the smaller effective masses of both CB and VB of WTe 2 and its smaller band gap allow a larger penetration of electron in the barrier, and consequently a more efficient tunneling. This is particularly beneficial for the ON current, which is strongly limited by the larger MoS 2 gap. Anyway, in both cases and for the design parameters considered here, the ON current is too small for practical applications, despite the decent ON/OFF current ratio larger than 10 4 . The performances can be improved by increasing the source and drain doping concentration. allows the planar T-FET to provide higher currents. As we can infer from Figs. 4(a,b) , which show the local density of states (LDOS) together with the CB and VB profiles in the MoS 2 planar T-FET for two different doping levels and at same gate voltage (V GS = 0.1 V), the origin of this improvement is twofold. From one side, a more degenerate 2D semiconductor entails an upward shift of the source VB with respect to the channel CB, and then opens a larger energy window for tunneling with a larger density of states. From the other side, the higher doping allows a better screening of the gate potential on the source, and the consequent sharper profile of the VB, which decreases more quickly when approaching the channel region, as we can see by comparing the two panels of Fig. 4 . As a consequence, the band-to-band-tunneling distance between source and channel is reduced and the tunneling coefficient enhanced. Note that for a higher doping level the increase of the ON current is stronger than that of the OFF current. This leads, for the concentrations considered here, also to a SS improvement. We now focus on the dependence of the MoS 2 planar T-FET performances on the gate length, which can provide us with information of the possible scalability of these devices. Figure 5 shows the transfer characteristics for L G = 5, 10 and 20 nm. The T-FET appears to scale very well when reducing the gate length from 20 nm to 10 nm, with unchanged performance. Indeed, the electron-phonon coupling does not significantly affect transport through the channel and therefore the current, in both the ON and the OFF states, is almost the same. In the presence of disorder, not considered in our simulations, we might expect a current reduction when increasing the gate length. Importantly, for very short L G (such as 5 nm in our simulations), the OFF current and consequently the SS degrade significantly, due to the direct source-to-drain tunneling. We conclude that, depending on the specific material (effective masses and band gap), planar T-FETs cannot be too aggressively scaled. Our
. This effect points to two critical parameters to control in order to optimize the planar T-FET performances, namely the alignment of the gate to the intrinsic channel region, and the sharpness of the p-i (or i-n) interfaces.
Vertical T-FET
For the vertical T-FET structure, we consider L OV = 20 nm, N D = 4x10 13 cm -2 on the MoS 2 drain and a back gate potential V BG = -0.5 V, which allows an electrostatic doping of the source WTe 2 layer, and is chosen in order to result into a degenerate valence band in the source region [CAO 17]. Among the most important design parameters, we find the length L OV of the overlap region between the two layers, and the gate extension length L ext beyond this overlap region, see Fig. 1 . In particular, L ext strongly influences the SS, as shown in in Fig. 6 , where we compare the transfer characteristic (I DS -V GS ) of vertical T-FET structure with L ext = 5 and 20 nm. While, in the ON regime, the currents are similar in the two cases, the SS and the OFF current are found to be significantly degraded for the shorter extension length, and the device is not able to switch off. As analyzed more in detail in [CAO 16], we can show that, in the OFF state, the CB in the extension region is above the VB within the overlap region. This means that, after tunneling from the bottom WTe 2 to the top MoS 2 layer, electrons have to tunnel through a gap in the extension region before reaching the drain. Therefore, in the ideal situation considered here (i.e., in the absence of disorder), the current in the OFF state is attenuated exponentially by increasing L ext . On the other side, the interlayer tunneling (in the overlap region) in the OFF state is assisted by the inelastic scattering of electrons with optical phonons [PALA 17], which can promote the electrons to higher energy, thus enhancing electron tunneling from the bottom layer VB to the top layer CB before the crossing of the bands. In what follows, we choose the more performant value L ext = 20 nm. In the ON state, the inversion of the top layer CB and the bottom layer VB takes place in the whole overlap region. Therefore, the interlayer tunneling occurs over a surface of size L OV times the width of the vertical T-FET. Figure 7 shows the transfer characteristics of vertical T-FETs with different L OV . The ON current is found to scale almost linearly with short L OV . However, for L OV longer than 30 nm, I ON becomes fairly insensitive to L OV and tends to saturate. We speculate that the current flowing along the top layer might be limited by the electrical conductivity of the monolayer material, and not by the overlap length, and in particular by its reduced density of states [SZA 15] . Importantly, such a behavior determines the transition from line-tunneling to point-like tunneling. In such a situation, the only strategy to increase I ON consists in increasing the device width. Note that for vertical T-FETs whose two layers are very weakly coupled (for example, in the presence of an insulating interlayer barrier, such as an h-BN thin film), I ON is found to scale linearly with L OV over a much larger range of overlap length [CAO 16b ]. The reason is that the interlayer tunneling is small, and longer L OV have to be considered before the current is high enough to be limited by other factors. The necessity of a relatively long L ext and L OV limits the scalability of vertical T-FETs. By remarking that only the extension region between the overlap region and the drain plays a role (and so we can set L ext =0 for the extension region close to the source), and by considering a minimum overlap length L OV =10 nm and L ext =15 nm on the basis of Figs. 6 and 7, we estimate that the gate length cannot be shorter than L G = 25 nm for our device to have decent performance. 
Comparison and figures of merit
In this section, we compare the performances of vertical and planar architectures for T-FETs based on 2D materials and with the similar design parameters, namely L G =20 nm for the planar TFET and L OV =L ext =20 nm for the vertical TFET, same source and drain doping level N D (=N A )=10 , and V DD = 0.3 V. The I DS -V GS characteristics are shown in Fig. 8 . The vertical T-FET outperforms the T-FET by providing a small SS over a larger I DS range, and a larger I ON . Though the band coupling is larger in the planar case, the point-tunneling mechanism strongly limits the current, in contrast to what happens with the interlayer line-tunneling in the vertical T-FET. However, as illustrated above, even in the ideal configuration considered here, the price for a high ON current is the saturation of line-tunneling. On the other hand, an appropriate optimization of the planar T-FET (as the increase doping and the reduction of the gate-oxide thickness) may improve its performance.
In the perspective of circuit realization, we consider two figures of merit to characterize the T-FETs, and in particular the switching energy (E SW ) and the delay time (T SW ). The former gives information about the energy consumption of the device, and the latter about its velocity [CAO 15]. They are obtained from where I ON =I DS (V GS =V DS =V DD ) by assuming I OFF =10pA/µm, while Q ON and Q OFF are the mobile charges within the channel in the ON and OFF states, respectively. Figure 9 shows the intrinsic energy-delay figure of the two architectures. The planar structure can provide lower power consumption, while the vertical T-FET allows both low power consumption and a faster switching time. Note that the short delay time of the vertical T-FET is obtained thanks to the high ON current and despite the charge is larger than for the planar T-FET. For reference, in Fig. 9 , we also compare these two structures to high-performance (HP) CMOS. The vertical T-FET turns out to be better in terms of both power and speed.
Our analysis refers to the ideal case and does not take into account the role of parasitic capacitances and of the presence of interconnects. 
Conclusion
By means of self-consistent quantum transport simulations based on effective mass and kꞏp models, we compared the physics and the ideal performances of the alternative planar and the vertical architectures for T-FETs based on 2D materials. From the device point of view, the main difference between the two geometries is that the band coupling is larger in the planar one, but transport occurs through point-tunnelling, which limits the current compared to the line-tunnelling observed in planar T-FETs. This results, at least for the parameters considered in our simulations, in a better performance of vertical T-FETs and in particular in a higher ON current. For their part, planar T-FETs are expected to offer better scaling possibilities. The presence of disorder, not considered here, might affect our results, which are however indicative of the basic differences between the two architectures and could serve as a first guide for the transistor design. While more performant, vertical T-FETs might be more sensitive to disorder, thus requiring the experimentally challenging realization of clean van der Waals heterostructures.
